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ABSTRACT 
CMOS technology is expected to be dominant in VLSI circuit 
design. With the introduction of MDS circuits non-classical faults 
have appeared. Test coverage is not complete for these faults if 
classical  fault detection techniques are used. 
Simulation of shorts on the circuit level has lead to the 
conclusion that if a short is to be detected, it must be "provoked 
as   strongly   as   possible."     A model   for   CMOS   circuits  is   presented. 
This    model     is    a     connection     graph    with     an    almost     one-to-one 
■{ 
correspondence  with   the   layout   of   the   circuit.      Nodes  are   numbered 
in   the   graph    and   functions   describing   the    conduction   paths are 
extracted.       Algorithms   to   provoke   faults  in   the   strongest  way are 
presented   that   lead   to   tests   that   are   proper   when   judged   from the 
circuit-simulation results. 
^ 
1.   INTRODUCTION 
1.1  CMOS Circuits Fundamentals 
MOS devices are very popular in logic circuits today. They are 
slower than TTL and ECL devices, but because of the simplicity of 
their geometry and very small physical size, . they can be packed 
quite densely on a silicon chip. This leads to LSI and VLSI, where 
thousands of MOS devices are contained in one circuit that occupies 
less  than one  square inch of area. 
s 
PMOS, NMOS and CMOS are the three more popular types of MOS 
logic  gates. 
Because of their low power dissipation, high noise immunity, 
fast switching speed and high packing density, CMOS is the most used 
of  the MOS  technologies in today's circuit applications. 
Figure 1-1(a) shows a CMOS NAND gate and Figure 1-1(b) shows a 
CMOS NOR gate with the gate, drain and source terminals marked for 
each transistor. It is important to note that the source terminal 
for a P-type (N-type) transistor is the terminal which is the 
"source of holes" ("source of electrons") [15], therefore the source 
terminal of a P-type (N-type) transistor is going to be the most 
positive  (negative)   terminal while   conducting. 
\ 
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b.     CMOS NOR gate. 
Figure 1-1:     CMOS Gates 
A CMOS gate consists of the proper connection of a load part 
(P-part) and a driver part (N-part). 
From now through the rest of this work the load part and the 
driver part of a CMOS gate are going to be referred to as networks, 
and a CMOS gate is going to be called a stage. A CMOS stage has two 
networks:     the P-network and the N-network. 
The operation" of a driver (load) transistor is analogous to 
that of a switch> with logic 1 (0) and 0 (1) controling the closing 
and opening of  the  transistor. 
\ 
The    normal, operation    of\   a    CMOS    stage    can    be- described    as 
follows. The output of the stage is 1 when there is a conducting 
path between the power supply \and the output terminal (conduction 
path    in   the   load   part).       Unde^r    the   presence    of    the   input    that 
creates  this   condition,   all   paths in  the N-network are  blocked  (i.e: 
\ 
at     least     one     transistor     in    ea,ch    one     of     those     paths    is    not 
conducting)   and   the   output   node  will   be   pulled   up   to   the  value   of 
the power  supply. 
On the other hand, the output of the stage is logically 0 when 
at least a conducting path between output and ground is created for 
one input combination. Under the presence of this input all paths 
in the  P-network are  blocked. \ 
CMOS logic gates have a dual complementary nature. The P- 
network is topologically the dual connection of the N-network, but 
because of the electrical properties of the P and; N materials, the 
P-network realizes the  complementary function of  the N-network. 
1.2 Description of the Problem 
Traditional fault detection techniques make the assumption that 
faults could be represented using the STUCK-AT-0 or STUCK-AT-1 model 
(classical logic faults). 
With the introduction of MDS technology, a number of faults not 
treated by classical fault analysis have appeared. These faults and 
their related problems have been treated 'by several researchers, who 
have proposed several methods for facing the problem of modeling and 
detecting those  faults. 
Among these methods there are new design rules that try to 
minimize the occurrence of faults [9], [8], creation of new 
multivalued algebra [10], [1], switch-level model of M3S gates [5], 
modeling of MOS gates in such a way that faults could be represented 
on the logic level [17], [11], representation of circuits in form of 
graphs [16]. 
CMOS technology presents yet more difficult problems than PMOS 
and   NMOS   technology.      Opens   in   CMOS   circuits   introduce   sequential 
behavior in a normally combinational circuit [17]. In the case of 
shorts, the behavior of the output of the circuit for certain input 
combinations can be classified as "indeterminate" because it might 
be so close to the logic threshold that the interpretation of the 
output as a logic  1  or  as a logic 0 is not  clear. 
Different researchers [7]> [1]> [9] agree that faults consist 
primarily of shorts between circuit, nodes and shorts between 
transistor terminals; and secondly of opens in different levels of 
fabrication (metallization,   diffusion). 
There is not yet an efficient technique for the detection of 
these faults 
1.3 Thesis Outline 
In this thesis the problem of fault detection in CMOS circuits 
is addressed. Detection of opens in CMOS circuits is not as 
complicated as that of shorts. For that reason most of the thesis 
deals with  the analysis of  shorts in  CMOS  circuits. 
Chapter 2. presents the results of simulation of shorts in CMOS 
circuits; 3ome discussion of the results is given. Conclusions from 
these  results are derived. 
In   Chapter   3.   a model   for  fault   detection  in   CMOS   circuits  is 
i 
presented. This model is a graph representing the conduction paths 
of the circuit. Expressions describing those paths both logically 
(in terms of inputs to the circuit) and physically (in terms of 
layout connections) are obtained. Algorithms for detection of 
shorts are presented. 
Chapter 4. deals with the case of snorts between gate and 
drain, and shorts between gate and source in transistors. The 
methods developed in Chapter 3 are shown to be quite efficient for 
the detection of these faults. 
Chapter 5. faces the problem of detection of opens in CMOS 
circuits. It is showa> that the model developed in Chapter H. is 
also efficient  for   detection of opens. 
Chapter 6. presents a brief comparison of the techniques 
presented in this work with other current techniques developed by 
other researchers. 
In Chapter  7.   the conclusions of  this work are  stated. 
2.   SIMULATION OF SHORTS  IN  CMOS  CIRCUITS 
2.1  Simulation of Shorts in Single Stage CMOS Circuits 
In this section the results of circuit simulation of shorts in 
a  single  stage  CMOS circuits are  {resented. 
Simulation was done using the circuit simulation program SPICE. 
For the first two cases presented the conductance of P-type 
transistors (Kp) was set equal to the conductance of N-type 
transistors (Kn); in other words the resistance of a P-type 
transistor while conducting is equal to the resistance of an N-type 
transistor while conducting. Shorts were modeled as resistive 
shorts, with a "dead short" represented by the resistance value of 
0.01   Ohms.     Results are also  presented for  other values. 
The third case presents the effects on a faulty circuit of 
changing the values of conductance of a P-type transistor with 
respect  to an N-type   transistor. 
2.1.1  Shorts in the Same Network 
Figure 2-1 (a) shows a single stage CMOS circuit used for 
simulation and analysis of shorts in single stage circuits. The 
output function performed by the circuit is F = AD + BE + ACE + BCD. 
Figure 2-1 (b) shows a graph derived from the circuit of Fig. 2-1 (a). 
Each   branch   in   this   graph   represents   a   transistor   of   the   circuit. 
Nodes  in  the graph  have  been numbered in order   to make   the analysis 
of shorts more convenient. 
A short between nodes 3 and k (transistor M4 shorted) will be 
analyzed first. 
Nodes 3 and 4 are in the P-network, node 3 being the "OUTPUT" 
node. Input vectors for which this short will affect the output 
value of the stage are those creating a path between "POWER" and 
node k, and at the same time setting a ^path between node 3 and 
"GROUND." The latter means that the value of the output function is 
logical 0 under fault-free functioning of the circuit, but in the 
presence of a short between nodes 3 and H the output will be pulled 
up to 1   through  the  path  created  between  "POWER" and  node 4. 
From the circuit of Figj^-1 it can be verified that the input 
vectors that meet the above conditions are ABODE, ABCDE, ABODE, 
ABODE,   ABODE,   and ABODE. 
* Table 2-1 shows the results of the simulation of a short 
between nodes 3 and 4. The fault-free response is given under the 
column with a dash; other columns giVe the response of the circuit 
for     different    values     of    resistance    of     the     short. For     this 
simulation Vdd =  5 Volts. 
Vdd  (POWER) 
A—|PM1 
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"LLT T 
c 
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P (OUTPUT) 
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1,,. 
X 
•
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'0 
GROUND 
a.     Single  stage CMOS circuit. "b.     Connection graph. 
Figure 2-1:       CMOS Single Stage   Circuit 
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A    B     C    D    E     F(-) 10K 1K 100 0.01 
0 0 0 0 0 5 5 5 5 5 
0 0 0 0 5 5 5 5 5 5 
0' 0 0 5 0 5 5 5 5 5 
0 0 0 5 5 0 3.867 4.226 4.262 4.266 
0 0 5 0 0 5 5 5 5 5 
0 0 5 0 5 5 5 5 5 5 
0 
0 
0 
0 
5 
5 
5 
5 
0 
^# 
5 
3.461 
5 
3.792 
5 
3.827 
5 
3.831 
0 5 0 0 0 5 5 5 5 5 
0 5 0 0 5 5 5 5 5 5 
0 5 0 5 0 5 5 5 5 5 
0 5 5 0 0 5 3.461 3.792 3-827 3-831 
0 5 5 0 0 5 5 5 5 5 
0 5 5 0 5 5 5 5 5- 5 
0 5 5 5 0 0 3.999 4.239 4.263 4.266 
0 5 5 5 5 0 3-155 3.511 3.549 3.553 
5 0 0 0 0 5 5 5 5 5 
5 0 0 0 5 5 5 5 5 5 
5 0 0 5 0 5 5 5 5 5 
5 0 Q 5 5 0 2.335 2.483 2.498 2.5 
,5 0 5 0 0 5 5 .  5 5 5 
5 0 5 0 " 5 0 0 0 0 0 
5 0 5 5 0 5 5 5 5 5 
5 0 5 5 5' 0 0 0 0 0 
5 5 0 Q 0 0 0 0 -■0 0 
5 5 0 0 5 0 0 0 0 0 
5 5 0 5 0 0 0 0 0 o" ■ 
5 5 0 5 5 0 0 0 0 0 
5 5 5 0 0 0 0 0 0 0 
5 5 5 0 5 0 0 0 0 0 
5 5 5 5 0 0 0 0 0 0 
5 5 5 5 5 0 0 0 0 0 
Table  2-1: :       Shor •t  between node :s  3 ar 
11 
From Table 2-1 it can be verified that in fact the output of 
the stage presents changes in its value for the input vectors listed 
before as those likely   to show  the fault. 
But, as also can be seen, not all of yiese input,, vectors yield 
the same analog response, which raises the possibility that for some 
input combinations the analog response might be logically equivalent 
to the fault-free response of the circuit, in which case the fault 
will not be detected, or the response might be close to the logic 
threshold in which case the fault might or might not be detected. 
Actually, for thes case, the value of the output for the input 
vector ABCDE is in the "indeterminate" region (close to threshold) 
meaning that thes output might be interpreted as a logical 0 or as a 
logical  1   by a subsequent stage. 
Hence this particular case illustrates the need for the 
establishing a decision criteria for the selection of an optimal 
test for each short. In order to understand the behavior of the 
circuit under the fault, a simple analysis must be done in the 
analog world. 
IDS transistors operate primarily in the resistive region. One 
can think of each transistor as a series resistance in a conduction 
path. [13] According to that concept the circuit of Fig. 2-1 under 
the    presence    of    the    short   between   nodes   3   and   4,    and   under    the 
12 
effects  of   any   of   the vectors listed  previously   can  be  modelled as 
the circuit of Figure 2-2. 
13 
Vout 
Vdd = Power  supply. 
Rp = Equivalent  resistance of conduction path between 
nodes  f> and /| * t 
Rs = Resistance  of the  short. 
Rn = Equivalent  resistance of conducting path in N-network. 
Figure 2-2:      Resistor  Model  for Between 3 and H 
It   is   important   to    point   out   again   that    this   model   is   only 
valid for  any  of  the  six test vectors listed  before. 
For   the  circuit  of Fig.   2-2,  applying voltage  division: 
Vout  =  (Vdd)(Rn)/(Rp + Rs + Rn) Eq.   [2.1] 
For   the  vector   /SBTDE,    the   conducting  path from   "POWER"  to   node 
14 
H contains two P-type transistors in series (M2 and M3 in Fig. 2-1) 
and the conducting path between node 3 and "GROUND" contains two N- 
type transistors in series (M9 and M7 in Fig. 2-1). Since the 
resistance of a P-type transistor while conducting is equal to the 
resistance of an N-type transistor while conducting, for this 
vector,  Rp = Rn = R  (resistance  of  two transistors in series). 
Then from Eq .   [2.1]:' 
Vout = (Vdd)(R)/(Rs + 2R) 
=> VoutCRs +  2R)  =  (Vdd)(R)   => R(Vdd  - 2Vout)  =  (Vout)(Rs) 
=> R  =  (Vout)(Rs)/(Vdd  - 2Vout) 
For Rs =  10 K-Ohms,  Vout =  2.335 Volts. 
=> R = (2.335)00 x 103)/(5 --2(2.335))   = 70.758 K-Ohms. 
Then for   the vector. ABCDE 
Vout = 70758(Vdd)/(Rs + 2(70758))   = 355790/(Rs + 141516) Volts. 
The validity of this model can be verified checking the values 
of the output voltage for the remaining values of short resistance 
for   the vector  ABCDE. 
15 
Rs = 1 K-Ohms => Vout = 353790/(1 x 103 + 141516) = 2.483 
Volts. 
Rs =   100 Omhs => Vout • =   2.498 Volts. 
Rs = 0.01   Ohms => Vout =  2.5 Volts. 
Which  agrees with  the results in Table 2-1. 
For this particular short, where the fault-free output value 
for the test vectors is 0, the best test vector is the one that 
produces the highest value of voltage for the output. In other 
words we want  to maximize Vout  in Eq.   [2.1]. 
Equation 2.1   can  be rewritten as: 
Vout  =   (Vdd)(Rn)/(Rs + Rn +  Rp)   = 
=  (Vdd)/[1   + (Rp/Rn)   + (Rs/Rn)] Eq.   [2.2] 
Equation 2.2 
From Eq. [2.2], a way to maximize the value of Vout, for fixed 
values of Rs is either setting Rp as small as possible or setting Rn 
as big as possible. Better yet, one can set Rn as big as possible 
first and  then  set Rp as  small  as  possible. 
16 
■/ 
Definition: On-resistance between two nodes: is the equivalent 
resistance of all the active conduction paths between those two 
nodes. 
To maximize the on-resistance between two nodes joined by a set 
of resistive conduction paths, the longest path, and only that path, 
should be activated. This is easy to see, considering that the 
longest path  contains the largest number of resistors in series. 
To minimize the on-resistance between two nodes joined by a set 
of resistive conduction paths, the largest number of paths should be 
activated at the same time. Here the goal is to make as many 
parallel connections of resistors, thus minimizing the equivalent 
resistance   between the  two nodes. 
From the results of Table 2-1 it can be seen that the above 
discussion holds. Input vectors ABCDE and "ABCDE provoke the fault 
in the stronger way. ABCDE is the vector that sets Rp as small as 
possible (transistors M2 and M3 in series, in parallel with M1), and 
ABCDE is the input vector that sets first Rn as big as possible 
(transistors M9, M6, and M8 in series) and then Rp as small as 
possible. This last vector is the best one to apply under any value 
of  short resistance  as the  previous analysis of  Eq.   [2.2]  showed. 
From  now   through   the rest  of  this work,   the effect of  setting a 
17 
resistance between two nodes of a CMOS circuit as low as possible is 
going to be referred to as pulling a node up or down as strong as 
possible; the effect of setting the resistance between two nodes as 
big as possible is going to be referred to as pulling a node up or 
down as weak as possible. 
One conclusion derived from here is that when testing for 
short, if several vectors can provoke the fault, choose the vector 
that sets the nominal value of the function as weak as possible 
while pulling that nominal value to its complementary logic value as 
strong as possible. 
2.1 .2 Shorts from P-network to N-network 
Table 2-2 presents the results of a simulation of a short 
between nodes 1 and 5 in the CMOS stage of Fig. 2-1, node 1 being in 
the N-network and node  5 being in the P-network. 
For shorts between two nodes in different networks, in order to 
provoke the fault there are two alternatives. First, set the value 
of the function to nominal 1 and then try to pull this value down to 
0 or* second, to the contrary, set the value of the function to 
nominal 0 and  then  try  to pull   this value  up to  1. 
The results of Table 2-2 show that the best vectors for each 
one   of   the   previous   alternatives  are  ABCDE,   which  pulls   the   output 
18 
from 0 up to 1,  and ABCDE which  pulls the output  from  1  down to 0. 
Each one of these vectors is the best that can be found for 
thes short, performing the pulling up or pulling down of the nominal 
value of the output in the strongest way. But, as can be seen, the 
vector that pulls the output up is a better choice than the one that 
pulls the output down (the value of the output for ABCDE is 2.5V, 
whl'ch is in the "indeterminate" region). 
Certainly    one    can    see   in    the    circuit    of    Fig.    2-1    that    the 
vector   ABCDE   pulls  the function up in a  stronger way   than the vector 
ABCDE  pulls   the  function   down,   because   the resistance   between  nodes 
5   and    6    when   the   function   is   pulled   up    under    ABCDE    is   smaller 
"(.therefore  pulling  up   stronger)   than  the resistance   between 1   and  0 
while  trying to pull  down the value  of  the output   by  applying ABCDE. 
All this leads to the view that some kind of evaluating 
technique of relative strengths of paths has to be derived in order 
to assign priorities to tests. Certainly calculation in the analog 
world can be done with respect to the resistance value of the 
conduction path, but this is not practical to do for every case, 
especially if an algorithm that can be executed rapidly is desired 
to be implemented. In the next chapter an algorithm that tries to 
solve  this situation is presented. 
19 
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A    B     C    D    E    F(-) 10K 1K 100       0.01 
0 
0 
0 
o' 
0 
0 
0 
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5 
0 
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0 
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0 
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0 
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0 
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0 
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0 
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0 
5 
0 
5 
0 
5 
0 
5 
0 
5 
0 
5 
0 
5 
0 
5 
5 
5 
5 
0 
5 
5 
5 
0 
5 
5 
5 
0 
5 
5 
0 
0 
5 
5 
5 
0 
5. 
0 
5 
0 
0 
0 
0 
0 
0 
0 
0 
0 
5             5 5 5 
4.3^0 4.291 4.287 4.286 
5            5 5 5 
2.787 3-301 3-360 3-367 
5            5 5 5 
5            5 5 5 
5            5 5 5 
2.183 2.466 2.497 2.5 
5             5 5 5 
3.828 3.828 3-828 3-831 
5            5 5 5 
0.534 0.536 0.536 1.169 
3-410 3-371 3-367 3-367 
5 
0 
0 
5 
0 
0 
0 
0 
0 
0 
0 
0 
5 
0 
0 
5 
5 
0 
0 
5 
2.817 2.534 2.503 
5             5 5 
2.183 2.466 2.497 
5            5   ...     5 
2.183 2.466 2.497 
5            5 5 
-2.183 2.466 2.497 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
5 
0 
0 
5 
2.5 
5 
2.5 
5 
2.5 
5 
2.5 
0 
0 
0 
0 
0 
0 
0 
0 
Table  2-2:       Short   between nodes   1  and   5 of  Fig.   2-1 
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2.1.3 Effects of Changing Parameters in CMOS Transistors 
The previous simulations were performed for a circuit having Kp 
= Kn, and therefore P-type or N-type transistors have the same 
resistance. This is not always the case for a particular CMOS 
design. The ratio of the width of the gate with respect to the 
length of the gate is often referred to as the B ratio, of a 
transistor. Switching speed is inversely proportional to the B 
values of the P-type and N-type transistors. Because the mobility 
of electrons in an N-channel (N-type) transistor is some 2-3 times 
higher than ,the mobility of holes for a P-type transistor, an 
imbalance of switching speeds occurs when both transistor shave 
identical B values [12]. It is usual, therefore, to increase the B 
value of the P-type device to at least 2 : 1 to equalize its, 
switching speed and current-drive capabilities with those of the N- 
type  device. 
Because the on-resistance of a MDS transistor is inversely 
proportional to the B value, in those cases where Bp ~ 2Bn the 
resistance of a P-type transistor is going to be at least half of 
the resistance of an N-type .transistor. Table 2-3 shows the results 
of simulation of a short between nodes,.1 and 5 of the circuit of 
Fig.   2-1   for  Kp =  Kn and Kp =   2Kn. 
Let  us analyze   the  effects of  the vectors  ABCDE and  ABCBE. 
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These two vectors have a "symmetrical" effect in the way they 
pull up or down the nominal value of the function. Both of these 
vectors set the nominal value of the function as weak as possible, 
but  unde  conditions of Kp =  2Kn,   ABCDE is a  better  test  than ABCDE. 
This can be stated as follows: it is easier to pull the output 
up than to pull the output down for circuits where Kp >= 2Kn. This 
can be seen clearly because the resistance of the P-type transistors 
is at least half of the resistance of the N-type transistors, 
yielding the result that for "symmetrical" test vectors with 
complementary nominal output, the one that pulls the function up is 
a  better  choice  than the one  that pulls the function down. 
2.1.4  Conclusions of Simulation of Shorts in Single Stage Circuits 
Some particular cases have been presented in this section about 
shorts in single stage CMOS circuits. From the results of the 
simulation it can be seen that vectors likely to show the fault are 
those that after setting the output of the function to one logical 
value, try to pull that value to its complementary logic value as 
hard as  possible. 
But not all vectors that meet the above criteria will 
necessarily detect the fault. Some criteria has to be developed for 
the  selection of  the  best  vector. 
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A    B     C    D    E     F(-)       Kp =  Kn       Kp =   2Kn 
0 0 0 0 0 5     . 5 5 
0 0 0 0 5 5 4.286    x 1.6 51 
0 0 0 5 0 5 5 5 
0 Q 0 5 5 0 3-367 3.999 
0 0 5 0 0 5 5 5 
0 0 5 0 5 5 5 5 
0 0 5 5 0 5 5 5 
0 0 5 5 5 0 2.5 3.831 
0 5 0 0 0 5 5 5 
0 5 0 0 5 5 3.831 4.021 
0 5 0 5 0 5 5 5 
0 5 0 5 5 0 1.169 2.5 
0 5 5 0 5 5 5 5 
0 5 5 5 0 0 0 0 
0 5 5 5 5 0 0 0 
s 0 0 0 0 5 2.5 3.831 
5 0 0 5 0 5 5 5 
5 0 0 5 5 0 2.5 3.831 
5 tf 5 0 0 5 5 5 
5 0 5 0 5 0 2.5 3.831 
5 0 5 5 0 5 5 5 
5 0 5 5 5 0 2.5 3.831 
5 5 0 0 0 0 0 0 
5 5 0 0 5 0 0 0 
5 5 0 5 0 0 0 0 
5 5 0 5 5 0 0 0 
5 5 5 0 0 0 .     *   0 0 
5 5 5 0 5 0 0 0 
5 5 5 5 0 0 0 0 
5 5 5 5 5 0 0 0 
Table 2-3:       Change of  parameters in CMOS  circuits 
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One such criterion that seems to be appropriate is to provoke 
the fault as strongly as possible by setting the nominal value of 
the function as weak as possible, and then pulling this value to its 
complementary logic level as hard as  possible. 
CMOS transistors, while conducting, can be modelled as linear 
resistors. Therefore, a way to pull a node N to either 0 or 1 as 
strong as possible, is to set the conduction path between N and 
"GROUND" or "POWER" as resistively small as possible. For circuits 
where switching speed or current drive capabilities are important, 
and therefore Bp >= 23n, it will be easier to pull the output up to 
1   than to pull  the output  down to 0. 
2.2 Short Simulation in Multiple Stage Circuits 
In this section the results of simulation of shorts at the 
circuit level  of multiple  stage  circuits are  presented. 
For the cases analyzed in this section the conductance of P- 
type transistors was chosen to be twice that of N-type transistors. 
Therefore, resistance of a P-type device is half the resistance of 
an N-type  device. 
In general, shorts in CMOS complex circuits (multiple stages) 
can be  found  between: 
1.   Two  nodes within a  network of a  stage. 
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2. Two nodes in different  networks of  the same  stage. 
3. A   node   of   any   network   of   one   stage   and   a   node   of   any 
network of  another  3tage. 
4. Two  "OUTPUT" nodes of  different  stages. 
5. Transistor    terminals;    like    gate    to    drain   and   gate    to 
source  shorts. 
(1.) and (2.) are basically shorts in one stage, the remaining 
problem being the propagation of the faulty output of the stage to 
the observable output of the circuit. The shorts mentioned in (5.) 
are  treated in detail   in Chapter *i .      ■ 
In this chapter simulation results for cases (3-) and (4.) are 
going to be analyzed first. The last part of the chapter deals with 
the  effects of feedback introduced  by   some  shorts. 
2.2.1   Short Between Two Nodes of Different Stages 
Figure 2-3 shows the circuit used to simulate the faults of 
multiple stage CMOS circuits. The circuit is formed by three 
stages: G1, G2 and F, with F the observable terminal. The 
expressions of  the function performed  by   the different  stages are: 
1.   G1   = BC 
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2. G2 =  A 
3. F  =   G2G1   + EA +  EG1 
4.F = AB + AC+EB + EC+EA" 
Figure 2-4 shows a connection graph for the circuit of Fig. 2-3 
where branches represent transistors and each node has been numbered 
for ease of reference. The label in a branch is the value that will 
make the transistor in that branch conduct. Table 2-4 presents the 
results of simulating a short between nodes 2 ad 3 in the graph. 
Node 2 belongs to the G1 stage and node 3 belongs to the G2 block, 
representing at the same time the output of the G2 stage. For this 
circuit all shorts were simulated like a "dead" short by setting a 
resistance  of 0.01   Ohms  between the  two  nodes  under  analysis. 
The short between nodes 2 and 3 affects the stages G1 and G2. 
Therefore, a test vector must create a change in the output of one 
of these stages, and at the same time propagate that change to the 
observable node. 
Let us analyze the effects of the short between nodes 2 and 3 
for   the  stages G1   and G2. 
Under normal functioning of the circuit G2 = A S2 = A, so that 
under   normal   functioning   of   the   circuit   the  inpux.   A=1   suffices   to 
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Figure 2-3:       Multiple Stage   CMOS  Circuit. 
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1  (POWER) 
k) 
(GROUND) 
Figure 2-4:       Connection Graph of Circuit in Fig.   2.1 
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F(SHORT) 
0 0 0 0 5 5 
0 0 0 5 0 0 
0 0 5 0 5 5 
0 0 5 5 0 0 
0 5 0 0 5 5 
0 5 0 5 0 0 
0 5 5 0 5 5 
0 
-  5 5 5 0 0 
5 0 0 0 0 0 .017 
5 0 0 5 0 0 .004 
5 0 5 0 5 5 
5 0 5 5 5 5 
5 5 0 0 5 5 
5 5 0 5 5 0_ .017 
5 5 5 0 5 5 
Table 2-4:      Short  between nodes 2 and  3 of Fig.   2-3 
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create   a   path    between   node   3   and   "GROUND"   and   setting  G2   to   0, 
\ 
independently  of  the vai\je of  the other variables. 
\ 
However, under the presence of a short between nodes 2 and 3, 
if C = 0 while A = 1, a path between node 3 and "POWER" will 
created. The effect is that Vhe value of the output G2 will be 
pulled up to 1. We know from before that the relative strength of 
the path pulling up and the path \pulling down are important. The 
above, however, is necessary to detect the fault (if the fault is 
provoked), but it is not sufficientVj, because this change in the 
output  of G2 has to  be  propagated to  the output  of  the  circuit. 
The last stage of the circuit (F) has transistors driven by the 
output of G2, so a change in G2 is going to be reflected by these 
transistors. 
One way to propagate the fault to the output is then activating 
all the transistors in a conduction path, which includes the 
transistor driven by the faulty stage, and blocking all other paths 
in that  network. 
We illustrate this discussion by considering the fault between 
nodes 2 and 3- AC provokes the fault in the output of stage G2. 
Now this fault has to be propagated to the observable output. With 
reference  to   the  graph  of  Fig.   2-H,   it   can  be   seen  that  if a   change 
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in G2 is to be propagated through the P-network, there are two paths 
to do so. These paths are G2A and G2G1. The fault can not be 
propagated through the path G2A because A was already set to 1 in 
order to provoke the fault. Propagation through G2G1 implies making 
G1 = 1 . G1 realizes the function B + C, so the only way to make G1 
= 1 is setting B = 1 (C was set to 0 to provoke the fault). At the 
same time that this is done, in order to make the output sensitive „ 
to any change in G2, all other paths in the P-network have to be 
blocked.     Blocking of all  other  paths implies setting D  =  1 . 
The same result is obtained if a change in G2 wants to be 
propagated in the N-network. 
For this same short there is another way to provoke a fault. 
This time if A" = 1, B = 1, C= 1 a path is going to be created 
between output and ground via nodes 2 and 3, which pulls up the 
value of G1 (nominal 0 under this input) and at the same time pulls 
down the value of G2 (nominal 1 under this input). For this case, 
when the value of G1 is\p,ulled up one \can see that the path that 
tries  to  pull   up  G1   (BA)  has  the  same—pfireAgth  of   the  path  that   sets 
G1    to   nominal   0    (C).       (Remember    th^t   ftye   resistance   of   a   P-type 
transistors    half     of     they're si stan-ce    of^ an    N-type     transistor.) tan i    
\be   in   the   Tindetermir Therefore   the   output   of   G1   might 'f inate"   region 
for   this vector. 
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On the other hand,, the path that tries to pull G2 down (BC) is 
weaker than the path that sets G2 to nominal 1 (A*). Therefore, this 
vector is unlikely to provoke the fault in a strong way. The 
Fesults of the simulation show that for this vector (ABC), the fault 
will not  be detected. 
2.2.2 Short Between Two Output Nodes of Two Different Stages 
Table 2-5 shows the results of simulation of a short between 
nodes 3 and 6 in the circuit of Fig. 2-3. In general this is the 
most complicated of the situations that can arise in a multiple 
stage CMOS circuit because two changes are always happening 
simultaneously, requiring careful analysis. But again the problem 
should be faced in the same way that we have faced other shorts in 
CMOS  circuits. 
The fault must be provoked in the strongest possible way, and 
the  propagated to  the output  of  the  circuit. 
Even though two changes are occurring at the same time for each 
possible test vector, one should concentrate on one change at a time 
and develop some kind of decision technique in order to come out 
with the possibly optimal test vector. For instance, in the case of 
a   short   between   nodes   3   and   6   the   best   test   vector   is  ABCD.      This 
vector   pulls   the   output   of   G2   down  as   hard   as   possible,   and   then 
» 
propagation occurs in the N-network of  the output  through  the  branch 
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G2D. 
In the next chapter this situation will be discussed in mere 
detail. 
2.2.3 Effects of Feedback 
Feedback in a multiple stage CMOS circuit occurs when there is 
a short between two stages of the circuit, and one stage drives 
transistors in the other  stage. 
When a fault (short) is to be provoked, one of the goals is to 
pull the nominal value of the function up or, down as strongly as 
possible. From this fact it is logical to think that under the 
presence of a short that introduces feedback in the circuit, a 
strong pull up or pull down path should not have a transistor that 
is driven by the output of the stage whose value is changed by the 
fault. That transistor is going to have a weak value on its gate 
that might  turn it on or   not. 
Table   2.6   shows   the result   of  a   simulation  of  a   short   between 
nodes   3   and   4   for   the   circuit  in Fig.   2.3.      There  are   two   sets "of 
vectors   that   seem   to   be  quite   effective   for    the   detection   of   the 
v 
short:      A"(B   +   C)D   and   A(B  +   C)D.      Figure  2."5   illustrates  the   path 
created!   by   these   two   sets  of vectors.     Active   paths  are represented 
by   heavy   lines,   transistors off by  dashed lines.     Under  both  sets of 
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F(SHORT) 
0 0 0 0 5 5 
0 0 0 5 0 0 
0 0 5 0 5 5 
0 0 5 ..  5 0 0.017 
0 5 0 0 5 5 
.0 5 0 5 0 0.017 
0 5 5 0 5 5 
0 5 5 5 0 4-.606 
5 0 0 0 0 4.407 
5 0 0 5 0 0.624 
5 0 5 0 5 5. 
5 0 5 5 5 5 
5 5 0 0 5 5 
5 5 0 5 5 5 
5 5 5 0 5 5 
5 5 5 5 5 5 
Table 2-5: Short between nodes 
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vectors, the path that sets the nominal value of the function 
includes feedback, making the path weaker than a similar path that 
does not include feedback. 
2.2.4  Conclusions 
Multiple stage CMOS circuits introduce complicated cases for 
analysis in order to come up with a simple way to test for shorts. 
Still the main strategy holds: "provoke the fault as strong as 
possible. " 
The other problem introduced by multiple stage circuits is the 
observability.. of the fault. Techniques that take into account 
provocation of the fault in the strongest way, as well as 
propagation to the observable output have to be developed. It seems 
that the analysis of several vectors is imperative in order to come 
up with an optimal choice. Therefore, some way of efficient circuit 
description and function realization has to  be  developed. 
The introduction of feedback in a multiple stage CMOS circuit 
might be helpful, and providing that the effect of the feedback is 
included in the path that sets the nominal value of the output of 
the  stage whose  value  is altered. 
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A B C D F F(SHORT) 
0 0 0 0 5 5 
0 0 0 5 0 4.043 
0 0 5 0 5 5 
0 0 5 5 0 4.308 
0 5 0 0 5 5 
0 5 0 5    . 0 4.308 
0 5 5 0 5 5 
0 5 5 5 0 4.308 
5 0 0 0 0 0 
5 0 0 5 J>°   ' 0 
5 0 5 0 &, ■5 3-836 
5 0 5 5 V 5 1 .501 
5 5 0 0 5 3.836 
5 5 0 5 5 1.501 
5 5 5 0 5 3-836 
5 5 5 5 5 1 .501 
Table 2-6:      Short  between nodes 3 and 4. of Fig.   2-3 
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3.  TESTING FOR SHORTS  IN  CM)S CIRCUITS 
3.1  Single Stage Circuits 
In this section a model is developed for CMOS single stage 
circuits. The    model    is    a    connection    graph    representing    the 
conduction paths of the circuit. Two functions are extracted from 
this graph. One function corresponds to the conduction paths 
between the power supply and the output node (P-network) and the 
other function corresponds to the conduction paths between the 
output     node    and    ground    (N-network). An    algorithm    for    short 
detection is developed. This algorithm tries to get the best test 
for  a prescribed short between two nodes in the stage. 
- ■ ° 
3.1.1  Circuit Model 
A CMOS stage consists of a driver part, consisting of N-type 
MOS transistors, and a load part, consisting of P-type transistors 
connected in the logically  dual  way. 
For the algorithm introduced in this section, a CMOS stage is 
going to be represented as a graph (connection graph), which has an 
almost one-to-one correspondence with the actual physical layout of 
the  circuit. 
The connection graph  is obtained in the following manner: 
1.   In    the   layout   representation    of    the    circuit   assign   a 
distinct number to each node. A node is defined as the 
point of connection of two or more transistors in the 
layout  of  the circuit. 
2. Draw a graph having an almost one-to-one correspondence 
with the layout of the circuit. Each node of this graph 
should be one of the nodes numbered in (1.). Branches in 
the graph correspond to transistors connected between 
nodes, or to connection leads between nodes in the 
circuit. 
3. Label each branch that represents a transistor with the 
logic input to the gate of that transistor that will make 
it conduct. Call this label the gate variable. A gate 
variable is said to be active when it has a value of 1; 
otherwise  it is inactive. 
4. Identify the output node in the graph, by giving it the 
same label as the one used to express the logical 
function of the stage. Identify the power supply node 
and  the  ground  node. 
Fig. 3-Ka) shows a single stage CMOS circuit and Fig 3.1(b) shows 
the connection graph for this circuit obtained by applying steps 1. 
to 4. 
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The    graph    of    a    stage    can    be    viewed    as    two    graphs;    one 
corresponding   to   the   P-network,    the   other   corresponding   to   the   N-- 
network,   and the two graphs have a node,   the output  node,   in common. 
) 
After  having  constructed   the   connection  graph,  we are  going to 
find   what   will   be    called   the   "Labeled   Conduction   Function".       But 
first let us establish what  the conduction function of a graph is. 
A graph of a CMOS stage has two conduction functions; one 
corresponding to the P-network, the other corresponding to the N- 
network. 
The conduction function of the P-network is the minimum set of 
paths in the connection graph that corresponds to the .logic function 
describing conduction between "POWER" and "OUTPUT". A path or term 
in a conduction function is said to be active when all the gate 
variables in that  path  are active,   otherwise   the  path  is inactive. 
Each path of the conduction function of the P-network 
corresponds to a product term of the logic function that has value 
of 1 when there is at least one active path between "POWER" and 
"OUTPUT". Therefore a natural label for the conduction function of 
the P-network is the label used for the expression of the logic 
function performed  by   the  stage. 
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Gate variables in a path expression of the conduction function 
of the P-network should be written from left to right in the order 
that they  are encountered while gping from  "POWER" to "OUTPUT". 
The   conduction   function   for    the   P-network   of   the   circuit   of 
Fig.  3-1(a)  is: 
G1     =     CDF + CDE +  ABE +  ABF 
The conduction function of the N-network is the minimum set of 
paths in the connection graph that corresponds to the logic function 
of  conduction between  "OUTPUT" and  '"GROUND". 
The conduction function of the N-network is going to be 
designated by the negated label of the logic function performed by 
the stage. This designation fits with the fact that whenever there 
is an active path between "OUTPUT' and "GROUND" the value of the 
output  of  the stage is 0. 
Gate variables in a path of the conduction function of the li- 
ne tw or k should be written in the order that they are encountered 
while going from  "OUTPUT" to "GROUND". 
The    conduction   function   for    the   N-network   of    the    circuit   of 
Fig.   3 -1(a)  is: 
G1     =     AC  +   AD +BC +  BD +   EF 
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Definition 1: Labeled Conduction Function. The Labeled 
Conduction Function of a network of a CMOS stage is the 
conduction function of that network when two subscripts have 
been appended to each' gate varia-ble. — ■ One "subscript is at 
the left of the gate variable, another subscript is at the 
right. 
The left subscript of a gate variable in a conduction path of a 
P-network (N-network), is the node number encountered at the 
beginning of traversing the branch that corresponds to that gate 
variable while going from "POWER" ("OUTPUT") to "OUTPUT" ("GROUND") 
in that path. The subscript at the right of the gate variable is 
the node number encountered while leaving the branch that 
corresponds  to that gate variable. 
The Labeled  Conduction  Functions for   both  networks of  the  graph 
of  Fig.  3.1(b)   are: 
G1   =      i"C22D44F6    +      1C22'54^6    +      1^33^55^6 
G2  =      6A77C10    +      ehtPlO    +      6B87C10    +      6B88D10 
6E99F10 
In a  Labeled Conduction Function obtained in this way,   the left 
subscript of the left-most gate variable in any path of the P- 
network corresponds to "POWER" while the right subscript of any 
right-most variable corresponds to "OUTPUT". 
On the other hand, the left subscript of the left-most gate 
variable in any path of the N-network corresponds to "OUTPUT", while 
the right subscript of any rightmost gate variable corresponds to 
"GROUND". 
Left subscripts in conduction paths of the P-network (N- 
network) correspond to the source (drain) of the transistor if that 
path is active. Right subscripts in conduction paths of the P- 
network (N-network) correspond to the drain (source) of the 
transistor  if  that path  is active. 
The Labeled Conduction Function fs a simple algebraic 
description of the conduction paths in a network and the nodes 
involved in these conduction paths. It provides useful information 
about   the physical   configuration of  the circuit. 
- Let   us  analyze   the form  of a   path   term in  a  Labeled  Conduction 
Function. 
Let Pi = hAijBk** •lPmnC^r" "x^ be a ^^ i'rani node ^ to node ^ 
in a  connection graph. 
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Let JP and Q. be consecutive gate variables in Pi , with P at the 
left of .Q and l,m and n,r as left and right nodes,  respectively. 
If m = n, P and Q have a node in common (i.e: both transistors 
have one of their terminals connected to the same physical point in 
the circuit). On the other hand if m <> n, means that there is a 
conduction path between nodes m and n (i.e: a conducting lead 
between two nodes in the circuit). 
3.1.2 Algorithm 
When testing for shorted nodes, a test is an input combination 
that creates a path between "POWER" to one of the nodes of the short 
and from  the other  node   to  "GROUND". 
From the results of the simulations in Chapter 2. we concluded 
that in order to detect the short (if it is a harmful short) the 
nominal value of the stage should be as weak as possible and at the 
same time, this value should be pulled to its complementary value as 
strongly  as possible. 
The Labeled Conduction Function provides a convenient way to do 
this, considering that it gives a one-to-one description of the 
conduction  paths  of   the  circuit  and  of  the  nodes affected for   those 
paths. 
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If  a test  is  desired for  a short between two given nodes,  jn and 
jl of a  CMOS  stage,   the following steps must  be  performed: 
1. Find both nodes a and n. by searching the Labeled 
Conduction Function of both networks if  necessary. 
*- If both  nodes are in the same network, 
perform steps 2.   to 3. 
2. If both nodes are in the P-network (N-network), find the 
shortest path in the set of paths from "POWER" ("GROUND") 
to a and n . Call this path P. and activate this path. 
Find the shortest path from "OUTPUT" to the node (m or a) 
that is not  in P-   and activate   this path. 
3. Activate the longest path (weakest) in the N-network (P- 
network) that keeps consistency with the gate variables 
that have already been set. Set to 0 all other gate 
variables in the paths of this network that have not yet 
been assigned. 
- Record  this vector    as     test for  short 
between nodes a and j\. 
- If  both  nodes are in different  networks, 
perform  steps H.   to  6. 
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4. Let m be the node in the P-network and n the node in the 
N-network. Activate the shortest path of the set of 
paths between "POWER" and a and the paths between n and 
"GROUND".     Call  this path  Pr 
5. Set nominal value of the output to 0 (1) by activating 
the longest (weakest) path that_ contains & (m) > keeping 
consistency with the assignmerl of values to gate 
variables already  assigned. 
6. If the nominal value of the output is 0 (1), set to 0 all 
other   gate   variables   in   the   N-netwcrk   (P-network)   that 
<£■ have  not  been  set yet  either in  step 4.   or in  step 5. 
- Record this vector  as test  for   short  between 
nodes a and &. 
For this last case ( m and a in different networks), if the 
shortest path from "POWER" to m has the same length as the shortest 
path from u to "GROUND" and Kp = Kn, either path might be selected 
as P1. But if Kp > Kn , preference should be given to the path in 
the P-network, providing that is going to be easier to pull up to 1 
the nominal   value  of  the function. 
Step  2.   insures   that   the   strongest   single   path is activated  to 
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pull  the  nominal  value  of  the function to it's complementary  level. 
In step 3. the weakest path the sets the nominal value of the 
function is activated. Setting all gate variables in this network 
to 0 will increase the possibility of reinforcement of the path that 
provokes the fault. 
3.1.3 Examples 
In this section some examples of short detection for single 
stage circuits are presented. The circuit to be used is that of 
Fig. 3.1, which is reproduced here in Fig. 3.2, along with it's 
connection graph and Labeled Conduction Function. The vectors found 
are supported with the results of simulation for each fault. For 
this simulation Kp =   2Kn. 
Example 1 
Find the optimal test for a short between nodes 2 and 5 for the 
circuit  of Fig.   3.2. 
- Nodes 2 and 5 are in different networks, so steps H to 6 of 
the algorithm have to  be  performed. 
In the Labeled Conduction Function activate the paths between 
"POWER" and   5 and  between 2 and  "GROUND". 
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-/ 
F
 =    6AU4D3 +    6B55E3 +    6A44C55E3 +    6B55C44D3 
3A22B0 +    3D11E0 +    3A22C11E0 +    3D11C2^0 
Here setting the shortest path between 2 and "GROUND" implies 
making B = 1; but B = 1 requires- that the path from 6 to 5 be 
through A and C. Since- Kp = 2Kn, preference to pull up by the P- 
network should be given. Hence the connection to ground should be 
through  C and E. 
then, 
F
 =    6A44D3 +    6B55E3 +    6A4UC55E3 +    6B55C44D3 
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\ 
10 0    1 111 10 
3; F=     42^0 +    3Di'iEo +    3A22C11E0 +    3D11C22B0 
Implying  that   the  best   test   for   short  between  nodes  2  and   5 is 
ASCI5E. 
Table 3.1 presents the simulation of this short. 
Example 2. 
Find tests for   the  short  between nodes  1   and  0. 
- Nodes   1   and  0  are in  the   same   network   (N-network)   steps  2  to 
3  of  the algorithm  should be  applied. 
- One   .of    the    nodes   is    the    "GROUND"    node,    so   a    short    path 
between  "OUTPUT" and   1  must   be found. ' 
10 0      1 111 0     10 
F
 =    6f44D3 +    6B55E3 +    6A44C55E3 +  •6B55C44D3 
1 1 
F=     3A22B0 +     3D11E0 +     3A22CnE0 +     ^^^2^Q 
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Steps 2. to 3. are shown in the expressions of F and "P. First D 
is set to 1 then £, C, E are set to 0 in F and finally B is set to 
0. 
The  best  test  for   short  between 1   and  0 is SB"CDE. 
Table 3.2 shows  the results of  the  simulation of   this short. 
3.2 Multiple Stage Circuits 
In this section the model developed for single stage circuits 
is extended to multiple stage circuits. The connection graph for 
multiple stage circuits is constructed in the same way than the 
graph for single stage circuits. Conduction functions are extracted 
from each stage of the circuit. The concept of provocation of the 
fault and propagation to observable output is developed for the 
model   of   the circuit. 
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a.     Single  stage  CMOS circuit. b.     Connection graph. 
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Figure 3-2:      Circuits Used for  Short Detection 
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F( SHORT) 
0 0 0 0 0 5 5 
0 0 0 0 5 5 5 
0 0 0 5 0 5 5 
0 0 0 5 5 0 0 
0 0 5 0 0 5 5 
0 0 5 0 5 5 5 
0 0 5 5 0 5 5 
0 0 5 5 5 0 1.172 
0 5 0 0 0 5 3.475 
0 5 0 0 5 5 4.021 
0 5 0 5 0 ■5 2.5 
0 5 0 5 5 0 0 
0 5 5 0 0 5 3.367 
0 5 5 0 5 5 5 
0 5 5 5 0 0 0 
0 5 5 5 5 0 0 
5 0 0 0 0 5 5 
5 0 0 0 5 5 5 
5 0 0 5 0 5 5 
5 .0 0 5 5 0 1.691 
5 0 5 0 0 5 5 
5 0 5 0 5 0 4.0 
5 0 5 5 0 5 5 
5 0 5 5 5 0 2.211 
5 5 0 0 0 0 0 
5 5 . 0 0 5 0 0 
5 5 0 5 0 0 0 
5 5 0 5 5 0 6 
5 5 5 0 0 0 0 
5 5 5 0 5 0 0 
5 5 5 5 0 0 0 
5 5 5 5 5 0 0 
Table 3- ■1: Short betw een node 
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B       C       D      E F F( SHORT) 
0 0 0 0 0 5 5 
0 0 0 0 5 5 5 
0 0 
6 
0 
e 
5 
5 
0 
5 
5 2.912 
0 0 0 
0 0 5 0 0 5 5 
0 0 5 0 5 5 5 
0 0 5 5 0 5 2.5 
0 0 5 5 5 0 0 
0 5 0 0 0 5 5 
0 5 0 0 5 5 5 
0 5 0 5 0 5 1.633 
0 5 0 5 5 0 0 
0 5 5 0 0 5 5 
0 5 5 0 5 5 5 
.0 5 5 5 0 0 0 
0 5 5 5 5 0 0 
5 0 0 0 0 5 5 
5 0 0 0 5 5 5 
5 0 0 5 0 5 2.5 
5 0 0 5 5 0 0 
5 0 5 0 0 ..5 3.831 
5 0 5 0 5 0 0 
5 0 5 5 0 5 1.633 
5 0 5 5 5 0 0 
5 5 0 0 0 0 G 
5 5 0 0 5 0 0 
5 5 0 5 0 0 0 
5 5 0 5 5 0 0 
5 5 5 0 0 0    ' 0 
5 5 5 ■0 5 0 0 
5 5 5 5 0 0 0 
5 5 5 5 5 0 0 
Table 3- •2: Short between nodes 
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3.2.1 Model of The Circuit 
A multiple stage CMOS circuit consists of several CMOS stages 
interconnected     together. A     CMOS    multiple-stage     circuit     is 
represented   as   a    connection   graph    consisting   of    the    connection 
j    ... . 
graphs  of   all   the   stages   tied  to   "POWER"  and   "GROUND"   nodes.      Some 
gate variables are the outputs of other stages of  the circuit. 
Fig. 3.3 shows a multiple stage CMOS circuit and Fig. 3.4 shows 
the connection graph for   this circuit. 
The circuit of Fig. 3-3. is composed of three stages: G1, G2 
and F. For the application of the algorithm, conduction functions 
for each stage are constructed from the circuit, following the same 
rules of conduction-function extraction of  single stage  circuits. 
The circuit of Fig. 3.3 has three sets of Labeled Conduction 
Functions which are: 
G1   =     lAz 
G1   =     2A? 
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Vdd  (POWER) 
IC   HL 
Vss(OUTPUT) 
Figure 3-3:       Multiple Stage  CMOS  Circuit 
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1  (POWER) 
• 
(OUTPUT) 
(GROUND) 
Figure 3-4:       Connection Graph  of  Circuit in Fig.   3-3 
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G2 =     ^3 
52 ■=     3B7- 
F  =     -,G144G255C6 
F  =     CGU +     CG2, 6bl7     6bd7 +    6L7 
3.2.2 Provoking and Propagating Faults 
Generally speaking shorts in Multiple Stage Circuits can occur 
between two nodes in the same type of network (P-network or N- 
network) or between a node in a P-network and a node in an N- 
network. If both nodes are in the same type of network, let us say 
the  P-network  (N-network),   a way   to  provoke  the fault is to activate 
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a path between "POWER" ("GROUND") and one of the nodes, call it P; 
activating a path between the other node, call it Q; and the 
"OUTPUT"; and then the stage containing Q should be set to nominal 0 
(1). Then the output of the stage will be pulled up (down) to 1 ( 0) 
by   the short. 
On the other hand, if one node, P, is in a P-network and the 
other node, Q, is in an N-network, initially two paths have to be 
activated. One path from "POWER" to the node in the P-network and 
the other path from "GROUND" to the node in the N-network. Then, to 
complete  the provocation of  the fault,   two chjftices exist: 
a. To create a path from the node in the P-network, P, to the 
output  of  that   stage. 
or, 
b. To create a path from the node in the N-network, Q, to the 
output  of  that stage. 
In a. (b.) the stage containing P (Q) is set to nominal 1 (0) 
and pulled down (up) to 0 (1) by the short and the path created 
between Q  (P)  and  "GROUND"  ("POWER"). 
In  other words   the   nominal value  of a  stage  should  be pulled  to 
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its complementary  value  by   the  short. 
This stage, whose output is being affected, may be not the 
output stage (observable terminal) in which case there is not the 
certainty that the fault will be detected unless prevission for that 
is made. 
The set of Labeled Conduction Functions of a multiple stage 
circuit, provides a handy way to do that. All the nodes in the 
circuit are included in the terms of that set, which means that a 
path between "POWER" and "GROUND" can be created if there is 
possible input  combination to do  so.     (Via two  shorted nodes). 
Next, the output of one of the stages containing one of the 
nodes in consideration should be set to 1 or 0 by an active path 
containing the node. At this point the fault is provoked (not 
necessarily in the strongest way), next step is to propagate it to 
the observable output. 
When a fault is provoked, it affects at least the output of one 
stage, which means that the nominal values of the conduction 
functions are going to be changed to its complementary logic level 
in that stage. If that stage is the output stage, which contains 
the observable terminal, no propagation is necessary, but if that 
stage is an inner   stage,   that  change has to  carry   through subsequent 
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stages until   it reaches the output  stage  . 
The only need to propagate a fault to a subsequent stage is to 
activate a single path in one of the networks of that, stage. Now 
this stage is going to show the fault and propagation can continue 
until   the fault reaches the output  stage. 
In  order   to express  changes in  the  nominal value  of  the output 
of   a   stage    the    convention   introduced   by   Breuer    and   Friedman   in 
[Breuer]  will  be adopted. 
The symbol D represents a signal that has the value 1 in the 
normal circuit and 0 in the faulty circuit. The symbol D represents 
a signal that has the value 0 in the normal circuit and 1 in the 
faulty circuit. It follows that D.D =D,D + D = D,D+. D = 1 , 
D.D =  0. 
Example 1 
The  effects of  a  short  between nodes  2 and  3 of  Fig.   3.3 are  to 
be  propagated to the observable output. 
To  facilitate   the   illustration  of   the  propagation of   the fault 
the  set-of  conduction functions is repeated  below. 
-   In   order   to   provoke    the   fault   a   path    between   "POWER"   and 
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"GROUND" via nodes 2 and '3 affecting the output of at least one 
stage has to be created. This can be done by the input AB. Two 
functions are involved in this input,   G1  and G2,  as illustrated. 
D 1 
G1   =     yk2 
D 
G1     = 2Ay 
D 
G2 =     ,§3 
D 1 
G2  =     5^7 
Propagation to  the output. 
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D      D      2 
D D 0 
F =     6G1? +     6G27 +     6C? 
Then a  test vector is ABC. 
3.2.3 Algorithm 
Shorts between two nodes of one stage of a multiple stage CMOS 
circuit should be treated as shorts for single stage circuits and 
after the fault has been provoked in the strongest way, propagation 
to the  observable output  must   be  done. 
The problem is more interesting when the two nodes are in 
different  stages. 
When a test for a short between two nodes, m and n is desired, 
two "optimal" tests are found, then based on certain considerations 
of those vectors is selected as the to apply for the particular 
case. 
One of the vectors is the optimal vector found while 
establishing    the    path    "POWER"    to   ra   -   n   to    "GROUND".       The   other 
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vector' is the optimal vector found while establishing the path 
"POWER" -fee* JI - m to "GROUND". Criteria for selecting one of these 
two vectors is based on which one provokes the fault in a strongest 
way, resistive ratios of P-type and N-type transistors and if there 
is feedback presented in one  of  the paths. 
If a test is desired for two given nodes, m and JI, this nodes 
being in different stages of a multiple stage CMOS circuit, the 
following steps must  be performed: 
1. Find the shortest path between "POWER" and m. Find the 
shortest  path  between n and  "GROUND". 
2. Activate the shortest path of those two paths. Call N« 
the node (m or n) that is in this path. Call this path 
P«.     Call N~ the node  that is not in P.. 
3. if P- is in a P-network (N-network) set the stage that 
has N~ to nominal 0 (1) by activating the single weakest 
path   that has N~.     Call  this path  P~.     Record the changes 
0
 in the output  of  the stages involved. 
4. Propagate      these      changes     to     an     observable     output, 
performing     implication     and     keeping     consistency     with 
0 
already   set variables. 
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5.   If  an inconsistency   occurs,   repeat  steps  3.   to 4.   setting 
the     stage     of    N~    to     the nominal    value    required'   by 
selecting a   path   next  to  P~ in terms of  strength  and also 
' containing N-. 
- Record  this vector as  test #  1 . 
- Reset all  gate variables in all  paths. 
6. This   time   find   the   shortest   path   between   "POWER"   and  £ 
and find the shortest  path  between m. and  "GROUND". 
7. Repeat  steps 2.   to 5.  for   these  two  new  paths found in 6. 
- Record the vector  found in 7.  as test 2. 
- Evaluate which test provokes best the fault, by establishing 
which one sets €he nominal value of the faulty stage in the weakest 
way. Give preference to pulling up the function when Kp > Kn. Pick 
a test if there is feedback in the path that sets nominal value of 
the faulty  stage. 
3.2.4 Examples 
An example of the application of the algorithm developed in the 
last section is presented and the results are supported with the 
results of simulation. Fig. 4-3 shows the connection graph and the 
Labeled   Conduction   Functions  for   the   circuit   of   Fig.   2.3,   which  is 
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/ 
used for^the following examples. 
■> 
Example JL 
D 
Find  a   test   for   a  short   between  nodes   2  and   3  for   the icircuit 
of Fig.   3.4 
a.   Test   #   1   is  going  to   be   found.      Path   between   "POWER" and   2 
and from 3  to  "GROUND". 
G1 
1     0 
1^22^6 
G1 6C10 +     6B10 
D 
G2 3A10 
66 
Now propagation to the output. 
5    u 
1     0 D       1 
F  =     7A88G110 +    7G2g9E10 
Implying  that  test #  1  is  ABCE. 
b.   Search  of  test  #  2. 
This  time a  path  between  "POWER" and  3 and a  path  between 2 and 
"GROUND"  are required. 
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D I 
G1   = ,C2£6 
D 1 
G1
   = 6C10 +     6B10 
;  Path between 2 and "GROUND", 
D 1 
G2 =     .,I3 
D 
G2 =     3A10 
;  path between "POWER" and 3. 
Now  propagation to  the output. 
D       D D 1 
F  =     1G245G17   +    jE^JIy   +    iE5i^7 
0    D D      1 
F =    7A88G110 +    7G299E10 
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Implying that  test  #  2 is ABCE. 
For   this   case   Kp   =   2Kn   so   the   test   that   pulls   up   the   nominal 
value  is the winner  and that  test  is test  #1   ABCE. 
Table 3.3.   shows the results of  simulation for   this short. 
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A B C D F F( SHORT) 
0 0 0 0 5 5 
0 0 0 5 0 0 
0 0 5 0 5 5 
0 0 5 5 0 0 
0 5 0 0 5 5 
0 5 0 5 0 0 
0 5 5 0 5 5 
0 5 5 5 0 0 
5 0 0 0 0 0.017 
5 0 0 5 0 0.004 
5 0 5 0 5 5 
5 0 5 5 5 5 
5 5 0 0 ■5 5 
5 5 0 5 5 0.017 
5 5 5 0 5 5 
5 5 5 5 5 5 
rable 3-3: Short betwi een nodes £ 
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4.   GATE-TO-DRAIN  SHORTS  AND GATE-TO-SOURCE SHORTS 
In this chapter the effects of gate-to-drain shorts and gate- 
to-source   shorts in CMOS  transistors are  studied. 
Extensive simulation of the shorts was done for CMOS circuits 
and representative results are shown in order to establish a set of 
rules for   the detection of  these shorts. 
The Labeled Conduction Function is a convenient circuit 
description model providing that it gives exact information of the 
connection of  the  three terminals of  a  transistor. 
4.1  Effects on Faults 
The conclusions of simulation of shorts between gate and drain 
and between gate and source will be discussed. but first we make 
some remarks about  transistor   behavior 
Nodes in CMOS circuits are purely capacitive in terms of charge 
retention capabilities. any strong signal connected to a CMOS 
transistor will override any weak signal previously stored in that 
node. Strong signals are given by primary input terminals and by 
strong nodes like  "POVJER" and  "GROUND". 
When a short between the gate and one of the other terminals 
occurs,   three  cases are  possible,   depending-on the "signals strength. 
71 
1. Both nodes are connected to strong signals. 
2.  Only one node has a  strong signal. 
3.  Neither  node has a  strong signal. 
It is very easy to identify the strong nodes in the Labeled 
Conduction Function.. The left node^ of the left-most gate variable 
in any path of the P-network corresponds to "POWER", so the {is is 
always going to be a strong node, as is the right node of the right- 
most gate variable in any path of the N-network ("GROUND" node). 
Any other numbered node is a weak node in the circuit. Gate 
variables in path expressions correspond to the value of the input 
to that transistor gate that will make the transistor conduct, which 
means that we can immediately tell if thegate of a particular 
transistor  is connected to a  primary  strong input  or   to a weak node. 
In gate variables, weak nodes are outputs of other stages in 
the circuit,   strong nodes are  primary  inputs. 
According to the previous discussion, shorts between gate and 
drain and shorts between gate and source, when both terminals are 
connected to weak nodes, they should be handled like shorts for two 
nodes in multiple stage circuits, one of the nodes being the node 
representing   the   drain  or   gate  and   the   other   node,    the   output   node 
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a 
of  the stage  connected  to the  transistor's gate   (gate variable). 
r 
When   the    two    nodes   are   strong   nodejs,    the   results   are   either 
going    to    be    harmless    (in    the    case    of    a    resistive    short),    or 
disastrous   (in   the   case   of   a   "dead"   short)    if   the   short   connects 
power   to the ground. 
The   case   of   only   one   strong   signal   is   different.       Here both 
nodes   are   going   to   be   at    the   value   of   the   strong   potential (the 
strong   signal    overrides   the   weak   signal)   and   propagation   of this 
fault must be done to  the output of  the  stage. 
Finally, if the short is between gate and source, no conduction 
is possible in the transistor (for a "dead" short), since if the 
voltage between gate and source is less than the threshold, 
conduction is not going to,occur. Therefore, gate to source shorts 
when only one of the nodes is strong should be treated as the 
transistor   stuck open. 
If the short is between gate and drain and the gate has a 
strong signal (drain can not have strong signal by concept), this 
value is going to be taken by the drain node. Proper propagation to 
the output  of   the  stage will  detect  the fault. 
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4.2 Testing Techniques 
Figure 4.2 shows the circuit used for simulation of shorts 
between gate and drain and gate and source of transistors. 
Transistors have been labeled M1 .to M14. Figure 4 .3 shows the 
connection graph for the circuit of Fig. 4.2 and the set of Labeled 
Conduction Functions for   this circuit. 
Tables 4.1 and 4.2 present the results of simulation of shorts 
between the gate and the source of transistors M1 and M8 
respectively, and show that there is no apparent fault. For these 
cases  both   the gate and the source  are  strong terminals. 
Table 4.3 presents the results of a short between gate and 
source of transistor M7. The source of transistor M7 is connected 
to the weak node 5 and the transistor's gate is connected to the 
output of stage G1 , so this fault is equivalent (for this circuit) 
to a  short between nodes 5 and 6. 
Example 1 
Find a test for a short between gate and source of transistor 
M7- 
a. In the set of Labeled Conductions Functions find nodes 5 and 
6.     Let m be  6  and let  n be  5. 
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-Find the path  from  "POWER" to 6 and from  5  to  "GROUND". 
-Set  the nominal value of one stage and propagate  the fault. 
These   steps   are   illustrated   in   the   set   of   Labeled  Conduction 
Functions. 
1     1 
G1   =     iC2^36   ;  activating path  from  "POWER" to m. 
D 
°
1
  =    6C10 +    6B10 
G2 =     ,,A3 
G2 =     3A10 
0       D 0    D .0     1 
F   =     ^ugG^   +    ^^1 ?   +    .,E54A7 
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5 0    D 11 
F  =    7A88G110 +    7G299E10   '  activatinS Path  from  n to "GROUND". 
Then test #1   =  ABCE. 
b.   Repeat  this time for m =   5,   n =  6. 
■* 
D 
G1   =     .|C22P6 
D 1 1 
G1
   =     6C10 +    6B10 
G2 =     ^2 
G2 =     3A1Q 
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12 2   2 oo, 
F =    ,52^5^ +    ^5^17 +    1^54*7  * feedback. 
1     D 
P =    7A88G110 +    7G299E10 
Then test #2 = ABCE which has feedback, and is therefore the 
first  choice. 
These results agree with the results of the simulation in Table 
4.3. 
-  The last   case   to treat is a  short  between gate and drain of  a 
i 
transistor with one  of   these  terminals having a ' strong signal. 
By definition the source in a P-type (N-type) transistor is the 
"source of holes" ("source of electrons"). This means that in a P- 
type (iv-type) transistor the source J.J ;oing to be always the more 
positive   (negative)   terminal when  conduction is established. 
In     a     P-network     (N-ne'twork)     the    most     positive     (negative) 
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terminal is "POWER" ("GROUND"), which means that the terminal of a 
P-type (N-type) transistor connected to "POWER" ("GROUND") will 
always be the source terminal. That implies that the drain terminal 
of any transistor will be a wealc node. (Remember that strong nodes 
are either  primary  inputs or  "POWER" and  "GROUND".) 
So if a short occurs between.. gate and drain of a transistor 
with one of these terminals strong, the strong terminal will always 
be   the gate. 
Figure  4.1(a.)   illustrates  a   P-type   transistor   and what  occurs 
under  normal functioning of  the  transistor. 
i 
,1 
Va = 0 Va = 0 r 
\ 
^1 
1 
a.     P-type  transistor b.     Gate-to-drain short 
Figure 4-1:      Gate-to-Drain Short Illustrations 
When a 0 is applied to the gate of the transistor, conduction 
will occur. In CMOS networks, P-type transistors transmit a 1 from 
"POWER"   while    conducting,    which   means    that    the    1    in    the    source 
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terminal will be transmitted to the drain terminal. But, under the 
presence of a short between gate and drain, if, the signal at the 
gate is strong, it will override any signal in the weak drain, the 
drain terminal will have a 0 instead of a 1. The latter is 
illustrated in Fig.  4-1(b.). 
Similar reasoning applies to N-type  transistors. 
From the previous discussion we can say that a test for a short 
between gate and drain of any transistor, when the drain is a weak 
node and the gate is a strong node, is a test for the transistor 
open (case  discussed in Chapter  5) • 
JS Z 
The results of simulation of. a short between gate and drain of 
transistor M1 are shown in table 4.4 and the test procedures are 
shown below,   using the Labeled Conduction Function. 
Testing for a short between gate and drain of M1 should be 
performed like   testing for   no  conduction between nodes   1   and  2. 
Then one should activate a path from "POWER" to the output of 
the  stage  and propagate  this fault to the observable terminal. 
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Figure 4-2:       Multiple Stage  CMOS  Circuit 
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1 (POWER) 
G1 
G1 
10 
(GROUND) 
1C22B6 
"6C10 + 6B10 
G2 =  ^ 
G2
 = 3
A10 
P
 
=
 7A88G110 + 7G299E10 
Figure 4-3:       Connection Graph  and L.C.F.   for  Fig.   4.1 
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A B C E F F( SHORT) 
0 0 0 0 5 5 
0 0 0 5 0 0 
0 0 5 0 5 5 
0 0 5 5 0 0 
0 5 0 0 5 5 
6 5 0 5 0 0 
0 5 5 0 5 5 
0 5 5 5 0 0 
5 0 0 0 0 0 
5 0 0 5 0 0 
5 0 5 0 5 5 
5 0 5 5 5 5 
5 5 0 0 5 5 
5 5 0 5 5 5 
5 5 5 0 5 5 
5 5 5 5 5 5 
Table !  4- •1: Short between Gate a 
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F( SHORT) 
0 0 0 0 5 5 
0 0 0 5 0 0 
0 0 5 0 5 5 
0 0 5 5 0 0 
0 5 0 0 5 5 
0 5 0 5 0 0 
0 5 5 0 5 '  5 
0 5 5 5 0 0 
5 0 0 0 0 0 
5 0 0 5 0 0 
5 0 5 0 5 5 
5 0 5 5 5 5 
5 5 0 0 5 5 
5 5 0 .   5 5 5 
5 5 5 0 5 5 
Table 4-2:       Short   between Gate and Source  of M8 
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F( SHORT) 
0 0 0 0 5 5 
0 0 0 5 0 3.1 
0 0 5 0 5 3.8 
0 0 5 5 0 0 
0 5 0 0 5 3.8 
0 5 0 5 0 0 
0 5 5 0 5 2.5 
o 5 5 5 0 0 
5 0 0 0 0 0 
5 0 0 5 0 0 
5 0 5 0 5 0 
5 0 5 5 5 0 
5 5 0 0 5 0 
5 5 0 5 5 0 
5 5 5 0 5 0 
5 5 5 5 5 0 
Table 4-3: Short between Gate ; 
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D 11 
G1   =     ■|C2^36   '  ProvokinS tne fault. 
D 
°
1
   =     6C10 +    6B10 
G2 =     .,A3 
G2 =     3A10 
12 5 2 
F  =     -|G245G17  +    -,E55G17  +    iE52|A7 
D 1     D 0 
F  =    yAggGI ^Q +    7G2QQE^Q  ;  propagating the fault. 
Then two equal tests for this fault are ABCE and ABCE, which 
can be verified in table 4.4. 
Example 3. 
Find a  test for   ashort between gate and drain of M14. 
-A test for a short between gate and drain of M14 where the 
gate is a strong terminal and the drain is a weak terminal is like a 
test for no conduction between nodes 9 and 10. The procedure to 
follow   is illustrated  below;   results of  the  simulation of  this fault 
are  shown in Table 4.5- 
i 
"i 
-Again   in   th   Labeled   Conduction   Functions   let   us   provoke   the 
fault. 
G1   =     iC22B6 
G1
   "     6C10 +    6B10 
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G2  =     ,A3 
G2 =     3A7 
F =     ^^G^ +    ^5^^  +    1%^ 
0 11 
F  =    7A88^^10 +    7G299E10   '  ProvokinS the fault 
The fault is in the output stage, so no further propagation is 
necessary, which means that test vectors of equal strength for this 
fault are "AB'CE and ABCE, ABCE and ABCE as can be verified in Table 
4.5. 
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F( SHORT) 
0 
0 
0 
0 
0 
0 
0 
0 
5 
5 
5 
5 
5 
5 
5 
5 
0 
0 
5 
5 
0 
5 
5 
0 
0 
5 
5 
0 
0 
5 
0 
5 
0 
5 
0 
5 
0 
5 
0 
5 
'5 5 
0 5 
5 5 
5 
0 
5 
0 
5 
0 
5 
0 
5 
5 
0.017 
0.017 
5 
5 
5 
5 
Table 4-H: Short  between Gate and Drain of M1 
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F( SHORT) 
^ 
0 0 0 0 5 5 
0 0 0 5 0 4.043 
0 0 5 0 5 5 
0 0 5 5 0 4.308 
0 5 0 0 5 5 
0 5 0 5 0 4.308 
0 5 5 0 5 5 
0 5 5 5 0 4.308 
5 0 0 0 0 0 
5 0 0 5 0 0 
5 i o 5 0 5 3.836 
5 0 5 5 5 1.501 
5 5 0 0 5 3.836 
5 5 0 5 5 1.501 
5 5 5 0 5 3-836 
5 5 5 5 5 1.501 
Table 4-5:       Short  between Gate and Drain of M14 
89 
5.   TESTING  FOR  OPENS IN   CMOS  CIRCUITS 
For   an   open   between   two   nodes   of   a   network   of  a   CMOS   stage, 
there   exists   at   least    one   input   combination   that   creates   one   and 
only   one   path   traversing   those   two   nodes  and   setting   the  value   of 
the   function   to   the   nominal   value   of   that   network   via   that   path. 
Under   these   conditions   the   complementary  network is not  going to   be 
'conducting   and   so   the   stage   will   enter   the   high   impedance   state 
under   the  fault  leading to   sequential   behavior.     (The  output   of   the 
stage   under   this  input   will   retain  the   value   of   the   output   of   the 
-preceding  vector.)      Because   of   this  a   test  for   an  open  in  a   CMOS 
circuit   should   be   preceded   by   the   proper   "initialization"   vector, 
which  will   make   sure   that   the   outputs   of   the   stage   under   no  fault 
are  complementary   for   the two vectors. 
| 
5.1   Single Stage  Circuits 
An  open   connection  or   an  open  transistor   can  always   be   viewed 
as a open  between two  nodes in  the  connection graph. 
If  a  test   for   a lead between two nodes m and n open in a  single 
stage  CMOS  circuit is  desired  the following steps must  be  performed: 
a.   Finding the  test. w 
1.   Find    the    conduction   function   where    the    nodes   m   and    n 
appear   in  at  least   one   path.      Call   this  function R,   call 
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the conduction function of   the other  network S. 
2. In R, activate one of th paths containing the nodes m and 
n, by setting all the gate variables in this path equal 
to 1 . 
3. Make all other paths in R inactive by ensuring that at 
least one  gate variable is inactive in  these   paths. 
I 
H.  Record this test  as test  T. 
b.   Finding the initialization vector. 
The initialization vector is an input vector with a nominal 
response complementary 'to the response of the test vector. This 
vector should be applied immediately before the test vector, so that 
under normal functioning the second vector will complement the 
output of the stage.. Under the presence of an open, the stage will 
retain the value of  the output for   the initialization vector. 
1. Activate any conduction path(s) in S. For this vector 
there are  no active  paths in R. 
2. Record this vector as the initialization vector. Call 
this vector   I. 
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5.2 Multiple Stage Circuits V, 
In multiple stage circuits, faults must be provoked in the 
stage where they occur •■ and then propagated to the observable output 
of  the  circuit. 
An open fault will always occur between two nodes of one stage, 
thereby affecting the output of that stage and creating the 
sequential  behavior   described before. 
Therefore   to   provoke   the  fault,   first  an initialization vector 
0      D    should    be    found,     so    that    the    outputs    of    that    stage    under    the 
initialization  vector   and   the   test  vector   are   complementary.      Then 
propagation   to   the   output   must   be   done   with   the   subsequent   input 
justification. 
- Rules for  detecting opens in multiple  stage   circuits-   \ 
If a test is desired for an open between two nodes m and JQ of a 
multiple stage  circuit,   the following steps must   be  performed: 
1. Find the stage that has a conduction function (network) 
containing a path through the nodes ra. and n. Call this 
network R,   call S  the   complementary  network. 
2. Activate    at    least     one     path    in    S.   Record    this    input 
combination as  the initialization vector.     Call it  I. 
f 
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3. Reset all gate variables. Activate a path in R that 
contains the nodes m and jj. This is a partial test 
vector,     mark the labels of  this network as D and D. 
H.   Propagate   that fault  to  the observable output,   performing 
c justification and  backtracking if  necessary. 
5. Record this vector as the test vector T that should be 
applied immediately  after vector  I. 
\. -* 
A 
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6.   COMPARISON  OF ALGORITHM WITH  OTHER   CURRENT  TECHNIQUES 
In this chapter the algorithm presented in this work is going 
to be briefly compared with three other current techniques for fault 
detection in CMOS  circuits. 
6.1  Extension of  the D-Algorithm to  CMOS Circuits 
The D-Algorithm, popular tool in the fault detection field has 
been modified by Sunil K. Jain and Vishwani D. Agrawal in order to 
find tests in CMOS combinational circuits. This technique is 
presented in [Jain]. 
For the application ' of tfye D-Algorithm Jain and Agrawal 
introduce what they call the -B-block, which is a modeling block of 
the output performed by a CMOS stage. That block is fed by two 
networks   called S..   and S-( 0) . 
S- is a gate realization of the conduction function of the P- 
network and SQ is»a gate realization of the conduction function 
performed  by   the  N-network. 
The M in the output of the last row stands for "memory", 
indicating that under the event of being S- and SQ 0 at the same 
time   the output  of   the   block will retain its  past value. 
Detection  of   open  in   transistors  an   opens  in   conducting  leads 
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are handled in a way quite similar to the one presented in this 
work. First an initialization vector is found in order to set the 
value of the stage to the complementary value of the the- one for the 
test.     Then the  test is found and propagation to  the output is done. 
However the method introduces a good amount of work in terms of 
circuit transformation and modelling with respect to our model. 
Besides that test for certain conduction leads have to be expressed 
like output of gates stuck open, making the process more difficult 
than just looking for the nodes of the lead and testing for an open 
in that  term. 
In the other hand when testing for shorts Jain and Agrawal do 
not'present a  strong argument for fault  detection. 
First in the logic table of the B-block when S- = 1 and SQ = 1 
(expressing conduction in both networks), they assume that the path 
from "GROUND" is stronger than the path from "POWER" and they set 
the value of the output of the B-block to 0. This might lead to 
errors in the obtention of tests for shorts. (Remember that the 
analog nature of the short must be considered in order to come with 
a valid  test). 
Shorts between gate and drain and shorts between gate and 
source  are   not   considered at  all  in  their work.     They   omly   consider 
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shorts within networks. 
6.2 Gate Level Model for  CMOS Circuits 
The  second  technique   to  be  considered is by   Sudhakar,   M.   Reddy, 
Vishwani D.   Agrawal and Sunil  K.   Jain,   presented in  [Reddy]. 
In this paper the mentioned authors introduce a" gate level 
model for  CMOS  circuits  consisting of  AND,   OR and NOT gates. 
For their model they present only one of the networks, under 
the assumption that due to the dual configuration of CMOS circuits 
the test for a transistor open will be a test for its counterpart in 
the other network shorted and viceversa. Basically what they do is 
to present an equivalent gate representation of the conduction path 
in the network after parallel and series transistors have been 
reduced to their gate equivalent in terms of conduction between the 
nodes  that  delimeter   those  series  or   parallel  connections. 
This introduces heavy work for a circuit, because there is not 
a way   to automate  this conversion. 
Again in this technique no importance is given at the analog 
nature of shorts and the the need of provoking the fault in the 
strongest way. Sorts between nodes in different networks are 
impossible   to  represent   (therefore   the  covering of   the  model   is  not 
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complete.     Gate-to-drain and  gate-to-source   shorts are no  treated in 
their work. 
6.3 Graph Representation of CMOS Circuits 
The third technique to be disscused here is the one presented 
by  Kuang-Wei  Chiang and Zvonco G.   Vranesic in [Vranesic]. 
In   their work,   CMOS   circuits are modeled as a  connection graph 
I 
which   is   built   using  a   different   concept   that   the   one   employed   to 
build the graph  of  our model. 
These authors consider each network separately and nodes are 
not    numbered. Only    transistors    are    considered    like    source    of 
faults. 
Their graph expresses the function performed by the output 
stage in terms of primary inputs and transistors affected by the 
application of these inputs . They consider two graphs, one for the 
P-network,   another  for   the N-network. 
Complex  analysis   is  required   to get   the  final   graph model   and 
information   of   conducting   leads   and points   of    possible   shorts   is 
lost  in   the   process.     There is  not a one-to-one   correspondence with 
the  physical  layout  of   the circuit. 
After   the  final   graph model  has   been obtained,   their method is 
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good to find minimum length sequence  of vectors that will detect all 
^transistors open. , 
Again, like in the other techniques, no importance is given to 
the way of provoking faults. Test sets that the authors claim to be 
complete, are not complete in terms of detection of shorts and some 
opens. 
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7.   FINAL  REMARKS 
7.1  Conclusions 
Study of the results of simulation of shorts in CMOS circuits 
lead to the conclusion that if a short is to be detected by, a test, 
this test  has to provoke   the fault as  strongly  as  possible. 
Provocation of a short in the strongest way can be stated as 
giving the input combination that sets the nominal value of the 
function as weakly as possible and that at the same time pulls it to 
its  complementary   level  as strongly  as possible. 
The resistance value of the short does not affect the ordering 
of the tests imposed by the previous statement. It affects only in 
making a short harmful (for small values of resistance) or in making 
"T&fc harmless  (for  large values of  resistance). 
The techniques presented in this thesis can be used for 
selecting the best test for a given short between any two nodes of a 
CMOS circuit. Moreover, good tests can also be found for shorts 
between gate and drain terminals and shorts between gate and source 
terminals. These faults are not well covered or not well analyzed 
by  other  present  techniques. 
Our    technique   also   proved   to   be    convenient   for   detection   of 
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opens,   where generally  an initialization vector  is required. 
7.2 Further Work 
More work has to be done in the area of analyzing strengths of 
paths for shorts in CMOS circuits. Further improvements of the 
algorithms presented here might be expected, especially concerning 
shorts  that introduce feedback in the  circuit. 
Although   the  present  technique  might seem  to be  complicated for 
programming,    it    can   be   done   with    some   effort. In   fact   a   Pascal 
program,   for   detection   of   faults   in   single   stage NMOS   circuits   has 
been successfully  implemented following  the model developed here for 
CMOS  circuits. 
V 
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